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Design of a 48-1.8V GaN based Dual Active Bridge
converter with Phi-2 Resonant gating
Kavya Suma Gompa, MSE
The University of Texas at Austin, 2021
Supervisor: Alex J Hanson
The dual active bridge isolated dc-dc converter is the most widely chosen
converter for high-power density bidirectional power flow applications with its in-
herent galvanic isolation and ease of realizing soft-switching capabilities[1]. Modern
power electronics often have to sustain higher ranges of loads and especially for ap-
plications like Point of Load (POL) regulators and data-centre specific applications
where the conversion ratio is very high and also the converter lives in light load
conditions for a significant part of its lifetime. In such converters the light load ef-
ficiency improvements without effecting the full-load conditions, thereby improving
the overall efficiency of the converter is critical. One key learning for a converter
design is that it is crucial when learning about more advanced converter topologies
to understand the science behind how it works and especially understanding the
design trade-offs.
The proposed converter architecture proposed in this thesis illustrates a 48-
1.8V single conversion with an input-series-output-parallel (ISOP) architecture. The
attractive features of the converter are (a) light load efficiency improvements without
vi
impacting the full-load efficiency, (b) single-switch resonant gating design for a full-
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1.1 Motivation for Dual Active Bridge
In recent years, the use of high frequency (HF) transformers instead of the
traditional low frequency transformers has received a lot of attention and is consid-
ered to be the next-generation power conversion. There are a various advantages of
high frequency transformers such as (a) low volume (b) low cost (c) avoid current and
voltage waveform distortion due to avoiding core saturation and hit core loss limits
first at MHz (d) lower noise. With the global climatic changes, in order to reduce the
dependence on the non-renewable resources, the demand for energy systems have to
be used to compensate the source variations and an isolated bi-directional converter
with higher power-density and high-frequency operation capability is generally pre-
ferred to control the power flow between the energy storage and the load.[1].
The main motivation for Dual Active Bridge (DAB) converter for consider-
ation for the high frequency transformer power conversions is its high power and
isolated bi-directional power flow capabilities in case of active load, unlike its coun-
terparts the unidirectional converters - like flyback, half-bridge and push-pull uni-
directional converters. A full-bridge DAB converter is preferred as the number of
switches increases, given the rated voltage and currents are the same for all the
switches, the power capacity increases. For example, the eight-switch DAB con-
verter is double the power capability of a four-switch converter as stated in [1].
Therefore for the 48-1.8V topology to maximize the power output and to make use
of the transformer’s voltage conversion- the galvanic isolated DAB converter is se-
lected for this application. For this 48-1.8V applications include data centres power
distribution, point-of-load (POL) converters connected to the 48V bus. Therefore
to achieve high efficiencies with low cost and size, HF transformers-based topologies
have been popular choice and thus DAB which also has an additional ease to achieve
soft-switching in all the switches is chosen.[3].
Although DAB converters were first proposed in early 1990s in [4] due to the
limitations of power devices and the reliability issues, it had limited applications.
But the recent breakthroughs in processing GaN FETs (Gallium nitride power field-
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effect transistors) with lower on-resistances (Ron), faster switching speeds and supe-
rior thermal characteristics compared with silicon power MOSFETs has made this
topology more in demand in the recent decade. [5],[6],[7].
1.2 Thesis Outline
Chapter one covers the introduction to the thesis with the motivation and
objective of the research. Chapter 2 is focused on detailed analysis of the DAB con-
verter, its circuit configuration, steady state operations, switching commutations,
converter architecture. It further also discusses the control methods and zero voltage
switching (ZVS) analysis. Chapter two discusses the design procedure of the con-
verter, detailed analysis and the trade-off analysis required to design the parameters
of the converter. Detail discussion on the circuit configuration, steady state analysis
of the converter and deadtime effects is covered in this chapter. The frequency of
the converter selection, primary and secondary switches design and the gate drivers
selection is discussed here.
Chapter three brainstorms over the novel design of the light load efficiency
improvements and justify how this doesn’t impact the full-load efficiency as one of
the paper’s goals as stated. Chapter four explains the motivation behind a resonant
gating design for the converter and the various resonant gating methods. Then we
dwell into the design strategy and analysis of the gate driver implemented for this
converter.
Chapter five explains in detail transformer design for the the isolated con-
verter chosen and design and in general process to design a transformer is also dwelt
upon. Chapter six, we re-analyze the control methods that we introduced in the
chapter two for the DAB converter control methods and discuss in detailed analysis
of the state-space models of the control methods and the results.
Chapter seven is the experimental results and the analysis of the DAB con-
verter designed. Chapter eight is a conclusion of the paper.
2
Chapter 2
Design of Dual Active Bridge Converter
This chapter discusses about the circuit configuration of DAB, different
steady state operating conditions, commutation and then a detailed analysis of the
design of the proposed 48V-1.8V, 100W DAB converter. This chapter is organized as
follows: section 2.1 describes the circuit configuration and different operating modes
of DAB converter. Section 2.2 then goes into the detailed analysis and derivation
of the steady state input-output relations of the DAB and the soft-switching condi-
tions and the ease of Zero-Voltage-Switching (ZVS) in a DAB converter is stressed
upon. Section 2.3 to 2.7 dwell upon the design methodology and design parameters
selection, the frequency, primary switch and secondary switch selection. Finally the
gate driver design and isolator selection for the gate drivers and the supply voltages
for gate drivers is discussed.
2.1 Circuit configuration
A DAB converter comprises of two H-bridges with four high-frequency con-
trollable switches, a High-frequency transformer link conversion which provides gal-
vanic isolation between the input and the outputs of the DAB. This has been in the
past decade that we see the low-frequency transformers being replaced by the Hi-
frequency transformers due to the size, low cost and to avoid the voltage and current
distortions caused by the core saturation of the low frequency transformer. The key
element of the DAB is the High-frequency transformer and the inductor which is the
main energy transfer element in series with the primary of the transformer. This
inductance could also be combined with the transformer as the leakage inductance
in its primary and secondary windings. Especially high-frequency transformers have
some amount of leakage inductance which will help reduce the load on the additional
energy transfer inductance which needs to be included. Thus this main inductor’s
role other than acting as the energy storage/transfer element is to help with the
soft-switching and thus reduce losses and improve the overall efficiency. Compre-
hensive analysis of the DAB converter in steady state is discussed in [8], [9] and
[10].
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Figure 2.1 shown below is the schematic of the traditional DAB converter
with the two H-bridges and the main inductor and the High-frequency transformer.
The inductor current controls the direction and magnitude of power flow to the load.
The unique feature of the DAB converter is that unlike the traditional ac power
systems which have line-frequency sinusoidal waves as voltages in both sides of the
inductor the DAB converter has high-frequency square waves. This could be the
case with other isolated topologies as well, but unlike other isolated topologies like
flyback, LLC, etc., DAB the allows high-frequency at very high efficiency levels due
to its ease of soft-switching on all switches. However this configuration shown can
only block positive voltage and this is only for dc-dc power conversion. The control
Figure 2.1: Schematic of the traditional DAB converter
scheme of the DAB converter is also not the traditional pulse width modulation
(PWM), but it is controlled by phase-shift modulation (PSM) control strategies.
All the switches in the DAB converter are operated at fixed duty cycle of 50%. The
phase shift between the ac output square wave voltages vh1 and vh2 of the bridges
H1 and H2 control the direction of power flow. Thus power flows from leading bridge
to the lagging bridge.
2.2 Steady State Analysis
The basic form of the converter operates both full bridges at 50% duty ratio
with a phase shift of ø between the vh1 and vh2. There are various phase shift
strategies based upon the number of phase-shift angles is classified as single-phase-
shift (SPS), dual-phase-shift (DPS), extended-phase-shift (EPS), triple-phase-shift
4
(TPS) [11], [12]. Although some papers have stated that EPS, DPS, or TPS can be
used to improve the dynamic behaviour and efficiencies of the DAB, in the proposed
DAB soft-switching techniques are applied and implemented to achieve better ef-
ficiencies and response times, thus considering real application and convenience of
control, the SPS is the main control strategy. Thus considering SPS control strat-
egy let us analyze and derive the input-output relations of the DAB. Consider the
control pulses for G1 through G4 of the primary bridge and S1 through S4 of the
secondary bridge with a phase shift of ø between the primary and secondary pulses
thus having a positive power flow from primary to the secondary bridge. There could
be three modes of operation: (1) Vin = NVout, (2) Vin<NVout and (3) Vin>NVout.
Shown below 2.2 are the waveforms for the SPS control strategy.
Figure 2.2: Waveforms of the DAB converter with SPS control scheme
So the DAB model can be analyzed as the the current waveform iLk through
5







The cycle is divided into two parts:
Vin +NVout = Lk
I1 + I2
dt
0 < t < dT (2.2)
Vin −NVout = Lk
I1 − I2
dt








t1 + t2 = dt = ø (2.6)








[2NVinφ+ Vin −NVout] (2.8)









Therefore the relation between the input and the output voltage of the converter
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where M = equivalent duty cycle ratio of dead-time in half switching cycle, D is the
duty cycle of the switch, T is half-cycle switching period, N is the turns ratio, ø is
the phase shift between the primary and the secondary [14].
2.2.1 Dead-Time Effects
The dead-time effect on the DAB converter are less comprehensively studied
when compared to its control theories. Although dead-time has impressionable
impact on the DAB converter operation, especially at high frequencies. The voltage
distortion, efficiency degradation due to the voltage polarity reversal phenomenon
and the phase drift phenomenon cannot be neglected.
A. Voltage polarity reversal
There is a voltage polarity reversal on the primary of the transformer due
to the current flows reversely after the polarity of bridge H1 output voltage reverse,
then the voltage returns to its original polarity. After this current flows through
the diodes D1 and D4 instead of the two switches G2 and G3 during to the dead-
time and this increases the back flow of the power and thus decreases the efficiency
and also increases the stress on the switches. The power out remains constant as D
increases in a certain range and begins to change approximately when the phase-shift
is greater than the dead-time.
B. Voltage sag
Besides the condition described above there is a voltage sag that exists be-
cause of the coupled conductive diagonal switches in the low side of H-bridge and
the same time there is no access for the current iL in the high-voltage bridge. There
could be some operation modes where we do not observe voltage polarity reversal or
voltage sag but still the waveforms are not alike to those in traditional scheme. This
can be attributed to the duty-cycle abnormality phenomenon. This could be either
duty-cycle loss or duty-cycle addition.The duty-cycle abnormality is caused by large
7
leakage inductance. This causes because of the deadtime and thus secondary side
duty-cycle loss. [15]
C. High frequency oscillation phenomenon
The voltage of the resonant inductor will be varied with the charging and
discharging of the primary semiconductor junction capacitance, especially in non-
matching mode as will be explained in the rest of the sections. When the phase-shift
between the primary and secondary bridge is smaller than the relative phase-shift
due to deadtime the secondary junction capacitor also participated in the oscillation
together with the inductor and the primary junction capacitor during the deadtime
period and lead to high frequency oscillations.
D. Phase drift Phenomenon
This phenomenon can be seen during deadtime which impacts the unified
power output, the transmission power is less than zero and it remains constant as
the phase shift increases in a certain range and then begins to change approximately
when the phase-shift time is greater than the deadtime ratio. These can be seen
significantly at the low power transmission applications. All these effects are non-
ideal and are mostly not modelled into the power transmission analysis of the DAB
converter and thus have to be careful to operate the converter in the best case mode
as discussed below.
The dead-time effect can be analyzed in the three different modes of operation
of the DAB converter.
(1) Matching mode:(Vin = NVout): In this mode we can say that the iL
≥ 0 and vt2- vt1 ≥ MvThs. Due to the perfect matching conditions, there are no
polarity reversals and also the voltage sag is negligible in this mode. Thus in the
proposed DAB converter the Matching mode is taken as the Best case scenario and





2M ≤ D ≤ 1;M ≤ D
2
(2.12)
where M = equivalent duty-cycle ratio of dead-time in half switching cycle and D is
8
the duty cycle of the switch
(2) iL ≥ 0 and vt2- vt1 ≤ M vThs: In this mode there is no voltage sag




M ≤ D ≤ 2M (2.13)
2.3 Preliminary Design considerations
For the 48:1.8V conversion to have higher efficiencies at light load conditions
without effecting the full-load behaviour needs high speed low power-loss devices
with the best figure-of-merit. Also, for helping with soft-switching the architecture
needs to be adjusted in order to help with this. The critical components of the DAB
are the High frequency transformer design, the additional auxiliary inductance that
is added to the traditional converter to achieve higher efficiencies and the Gallium
Nitride Field Effect transistors (GaNFETs) and the DC blocking capacitors. The
reasoning behind the architecture chosen, the frequency analysis will be outlined
along with the key system parameters that are used for the component selection.
2.4 Converter Architecture
The 48:1.8 single converter has to be designed with the motive to have
high efficiencies and also light-load improvements. Thus a Input-series-output-
parallel(ISOP) architecture is chosen where the input 48V is divided into 2 series
inputs thereby halving the rating requirement on the input capacitors and also the
voltage conversion ratio. The second design strategy was to implement the primary
of the DAB converter with a half-bridge instead of a full H-bridge so that would
allow another halving of the voltage conversion ration and thus reduce the burden
on the transformer turns ratio. The proposed converter architecture is shown in the
Figure 2.3 below.
2.5 Primary bridge and frequency design
The half-bridge topology is designed for the primary bridge of the DAB
converter as discussed above and the leakage inductance value is decided based
9
Figure 2.3: Proposed ISOP Schematic of the DAB converter
upon the power output decided for the converter, i.e., 100W. Therefore from the





The key parameters to be looked into to decide the optimal frequency of operation
for the proposed converter are the dead-time and the conduction losses. As the dead-
time is increased to lower the currents and thus reduce the conduction losses, the
dead-time losses would surpass the incurred conduction losses, especially with GaN
switches the body diode forward drop voltages are very high compared to MOSFETs.
Thus analyzing these two constraints together gives us a range of acceptable On-
resistance(Ron) of the primary switches. The results of the analysis shown in the
Figure 2.4 below indicate that: With 1% hit in the efficiency we could have a good
range of Ron at 3MHz switching frequency.
10
Figure 2.4: Frequency design analysis results
2.6 Zero Voltage Switching(ZVS)
The principle of Zero-voltage Switching(ZVS) which is soft-commutation of
the switches is based upon the resonance between the inductance in the loop and the
Drain-source capacitance, Coss of the device during each switching cycle. The main
motive to incorporate ZVS is to minimize losses and thus also could operate at much
higher frequencies without incurring high penalties in switching losses. When the
switch turns on/off with zero voltage/current respectively, then switching loss can
be eliminated. ZVS can be achieved in various methods,the easier version without
adding additional components to the design is with adjusting the dead-time of the
devices. The basic principle is there should be enough energy in the inductor to
completely discharge the capacitor and thus voltage on the switching node before
turn on goes to zero thus ensuring ZVS turn-on for the switch. This is referred to as










Thus, the total amount of energy stored in the inductor must be equal or greater
than, the total energy required to fully charge/discharge the capacitors in order to
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realize ZVS operation.
Now, considering the Ron achieved from the dead-time and the conduction
loss analysis and to have higher Figure of Merit(FOM) we choose GS61008T, GaN
systems part for the primary half-bridge.
2.7 Secondary switch Selection
In the secondary switch selection we need to analyze the total losses with
several devices inorder to select the secondary switch with a data driven result.
The drain-source voltages across the secondary switches is only 1.8V while the gate
drivers are driven with 5-6V voltages based upon the MOSFETs and GaNFETs. To
the first principles, the conventional gate-driving losses is equal to
Ploss = fsVgQg (2.17)
where fsis the switching frequency, Vg is the gate driver supply voltage, Qg is the
total charge of the MOSFETs. Thus the capacitance energy losses clearly show
that the the gating losses are close to 10 times more than the switching losses. To
reduce the gate driver losses there are several resonant gate drive techniques for the
PWM converters. This is further discussed in the chapter 4. The device thus has
only the high conduction losses, if we are able to achieve complete soft gating using
the multi-resonant gate driver. Thus the main driving parameter in the selection
of the secondary switch is the minimum drain-source resistance, Rds,ON along with
the ability to operate at the switching frequency of 3MHz. Thus, looking at the
available devices EPC2023 comes to be the best choice.
This could further be studied to improve the efficiency further by reducing
the losses further, especially the conduction losses by having more devices in parallel
for a single switch function. The losses division is analyzed in detailed as follows:
Pcond = 2 ∗ Irms2Ron (2.18)
Psw = 2 ∗ CossVout2fsw (2.19)
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Psof tgating = Preson = Pgdrv,M + Pcond,Rgd + Pind (2.20)
where Pgdrv,M is the gating loss of the switch in the resonant gate driver, Pcond,Rgd
is the conduction losses in the gate resistance and Pind is the inductor ESL losses
in the resonant tank. In the above equations, if we are analyzing for n switches in
parallel: Ron, n = Ron/n,Coss = Coss ∗ n,Ciss,M = Ciss,M ∗ n,Rgd = Rgd/n
Analyzing these losses with varying number of switches in parallel with the
EPC2023 gives the result figure 2.5 below:
Figure 2.5: Secondary switch analysis in MATLAB
From the above figure 2.5 shows that we would require at least 5 EPC2023
GaN switches in parallel for each switching operation. This would make the board
area and cost of the board very high. Going to a comparable Si MOSFET, among
the devices available with lower Ron, TPWR6003PL, which has an Ron = 0.55 mΩ.
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Using the equations 2.18 - 2.20 we can reanalyze the losses in the secondary and
losses with 1 SiFET in parallel are comparable with 5 GaN switches in parallel. Thus
we concluded to select the SiFET for the secondary switch instead of the GaNFETs.
2.8 Capacitor selection
The output capacitor of Dual Active Bridge is designed based upon the han-
dling capacity of the ripple voltage. This value indirectly impacts the overall output
voltage of the system, because it is the reservoir of the energy flowing to the output,
and it also smoothes the output voltage. The key parameters in designing the out-
put capacitor are: (1) Rated voltage (2) Rated ripple current (3) ESR (equivalent
series resistance). The voltage and ripple current applied to a capacitor must be
below the maximum ratings for the capacitor. The ESR is an important parameter
that determines the output ripple voltage associated with the inductor current, and
must be studied carefully.
The output ripple current is derived by writing KCL at the output node of
the DAB converter:















From the above equations 2.21-2.22 few inferences could also be made, such as
the impact of the leakage inductance on the output capacitor, the higher the leakage
inductance, larger output capacitor is required to maintain the ripple current. With
these factors in mind output voltage ripple of 5% is chosen.
2.9 Primary Gate Driver
The Figure 2.6 below shows the block diagram of the gate driver circuit
configuration. The MCP14700 is the main gate driver for the primary bridge for
driving the GaN GS61008T switches of the power stage. The unique features to look
for while selecting the gate driver for a GaN switches are the independent PWM
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Input Control for High-Side and Low-Side Gate Drive so that dead time can be
tightly controlled allowing for more efficient systems, low supply current.
Figure 2.6: Gate driver configuration
2.10 Digital isolator
The primary gate driver for the top branch, which has a local ground of 24V,
needs a level up from the ground reference. Thus is the requirement for the digital
isolator, IS07220AD. This takes in the PWM signals from the micro-controller with
one end at Vcc (5V) and ground reference and then isolated transfer the signals to
the other end which is locally grounded at 24V, thus the output signals of the digital
isolator are PWM signals for this top branch of the DAB converter, but the other
end of the isolator needs a voltage Vcc2 of 5V which is referenced to 24V, this leads
us to designing of linear regulators for the gate driver power supply as is discussed
further in the section below.
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2.11 Secondary Gate Driver circuit
Secondary gate driver design requires a resonant gate driver design as dis-
cussed in the section 2.7. The resonant gate driver topology proposed is the single
switch Phi-2 resonant gate driver for the studied DAB converter and thus this is
further discussed in detail in the chapter 4 along with the other resonant topologies.
Also, from the chapter 4, we can see that the power supply for the phi-2 resonant
gate driver is required to be 1.8V, which also needs to be generated from the 5V
supply available.
The single switch of the secondary gate driver is also a GaN based switch
as discussed in chapter 4, thus needs a low-side gate driver to drive this switch.
LM5114, is selected to drive this GaNFET as this only requires a single switch gate
driver, which has independent source and sink outputs to control the rise and fall
times and also can withstand input voltages of upto 14V irrespective of the VDD
supply.
2.12 Gate Driver bias power supply
As suggested in the above sections that we need several power supplies for
the gate driver circuit. There are a total of 3 linear regulators required for the power
voltages required. Given below is the list of the various linear regulators:
• Primary Gate driver: 48V Vin supply needs to be regulated to 5V, with a
ground referenced to 24V.
• Secondary Gate driver: 5V micro-processor needs to be stepped down to 1.8V
supply needed by the phi-2 resonant gate driver.
• 5V self generated, instead of pulling off of the micro-processor, this is an
additional regulator to run the converter completely powered from the input
voltage sourced itself. This would need 24V stepped down to 5V and regulated
at 5V.
Inorder to meet all the voltage spec and requirements, MIC5283YME is
chosen. This is a high performance adjustable output voltage linear regulator.
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Chapter 3
Light load efficiency improvements
This Chapter discusses about the light load efficiency improvement tech-
niques added to improve the overall efficiency of the converter. One of the main
motives of the project is to achieve high efficiency over a wide range of load condi-
tions and in doing so, making sure that the light load efficiency improvements do
not effect or disturb the full-load conditions. This is required because in bidirec-
tional dc-dc converters, especially with applications like computer power supplies,
POL regulators the converter spends a significant amount of time in sleep state or
low-power level states and also the input power oscillation can vary over a wide
range and also the POL load could also vary a lot. In this particular application the
load could also be zero in many cases, thus it is crucially required for the converter
to be able to achieve high efficiency in a very wide range of loads.
In DAB converter, this is more significant because its light load efficiencies
droop down very quickly as at light loads, the inherent nature of achieving Zero-
voltage-switching(ZVS) of the converter switches, deteriorates. This is because ZVS
is only maintained when there is enough energy stored in the leakage inductor to
charge and discharge the switch parasitic capacitance during its deadtime. Unless,
there is additional components that help ”slosh” additional power back and forth
across the capacitors to achieve ZVS as the load decreases. In order to achieve this
study proposes a novel auxiliary inductance design in parallel to both the convert-
ers in the Input series output parallel(ISOP) topology. There have been various
techniques that change the deadtime to improve the efficiency [16],[17],[18] of the
switches and some add additional components to slosh power across the transformers
leakage inductance, some require additional components for sensing[19].
This study explores the use of auxiliary inductance along with adaptive dead-
time control, which will be explained in detail in the below sections, to improve the
efficiency in DAB at light loads. This approach also ensures that we do not sacrifice
or affect the high/full load efficiencies and thus improve the over efficiency of the
DAB across all load conditions.
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3.1 Circuit Configuration and Operation
The proposed circuit for light load efficiency improvements is shown in the
figure 3.1 below with the 2 branches of the ISOP DAB converter, along with the
auxiliary inductor in between them and a dc blocking capacitor. The auxiliary
Figure 3.1: Light load efficiency improvements technique for DAB converter
inductor only is activated below a certain phase shift, or below a marked light load
conditions. To start with the design, we would start with when there is no current
in the main inductor what is the minimum required inductance in-order to achieve
ZVS. From the ZVS equations we know that the current required for ZVS with Coss








[(1− φ)Ths − TdeadL] (3.2)
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This would need to decide the deadtime in-order to achieve this ZVS. But we realize
the trade-offs here in order to understand the optimum deadtime to achieve ZVS
without much additional losses. Since these are GaN switches, the diode losses are
very substantial and can be compared with the conduction losses. So analyzing the
Pdiode
PF L
and PcondPsw is required to understand the trade-offs between both the losses and
empirically arrive at a data driven decision. This analysis was done in MATLAB
and the results shown in the figure 3.2 below indicate that there was just too much
diode loss to have a fixed dead-time for this mode of operation. Thus concluding
that adaptive deadtime is the optimal way of designing this auxiliary inductance
control.
Figure 3.2: Fixed deadtime disadvantageous losses
3.2 Adaptive deadtime Control
In an effort to reduce the losses in the Dual active bridge converter, especially
at high power and high frequency applications, there have been multiple techniques
used as mentioned in the sections above, triangular and trapezoidal modulation
to reduce the conduction losses in [20]. Then we moved on to the wide bandgap
semiconductor devices to reduce the losses[21] and increase the switching frequency
operation, reduce the voltage drops. Recently, there have been work with modifying
the deadtime in order to achieve perfect ZVS and thereby reducing the losses. It
has been studied that deadtime has a huge influence on the converter operation and
commutation process and thus effects the overall losses of the converter. [22],[16].
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Recollecting ZVS operation of the DAB, the ideal operation waveforms of the
DAB are shown in the figure 3.3 below with Single Phase shift control and fixed duty
cycle ratio of 50% for all the switches and a phase shift of φ between the primary
and secondary H-bridges. As can be seen from the switching cycle that the switches
G1 and G2 turn off at t0 and t3 and after the forward and the reverse deadtimes the
switches S1 and S4 are turned on. This deadtime allows the inductor leakage current
to slowly reduce to zero and thus allow switching at the zero crossing point, and
allow soft switching and thereby reduce the losses. But to ensure this operation,
the switches S1 and S4 must to turned on exactly at the zero crossing point, if
the leakage inductance current crosses the ZVS point then there would be polarity
reversal and the switch turns on at partial ZVS or hard-switching conditions. As
can be understood from the equation 3.2 above, this deadtime is dependent on the
leakage inductance, the input voltage and the switch parasitic, etc. Thus turning
the switches On and Off has to be done at the exact instant otherwise there could be
additional losses like reverse voltage and diode drops, especially with GaN devices
these body diode losses could mean a huge hit in the voltage and thus the power
delivered.
Figure 3.3: SPS controlled DAB converter voltage waveforms
With the advancement of the digital control, there are several new methods
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of controlling the deadtime and the switching cycles inorder to improve the overall
efficiency and adaptive deadtime control is an easy and straight forward answer
to our problem, which was discussed in [16]. This scheme is a simple adaptive
deadtime control for high frequency DAB converter. It feedbacks the drain-to-source
voltage of the primary switches and accordingly tune the deadtime of the switches
to make sure that primary switches are achieving complete ZVS at all operating
conditions. But the issue is that the deadtime as described in the equation 3.2
is not as simple as it seems. This equation has greatly been simplified with a lot
of assumptions for a starting point. The deadtime is actually a non-linear complex
function of switch device characteristics, gate driver voltage, output current and also
the temperature [17]. Therefore a fixed deadtime if chosen should be the longest
possible deadtime required to achieve this, but increasing the deadtime will only
make the losses to increase, especially with the diode losses after the voltage polarity
reversal. According to [16] higher switching current require shorter deadtime and
lower switching current require longer deadtime. This can also be interpreted as
higher the current then shorter the time required to pull-off or put-on charge on the
parasitic of the switch capacitors, thus needing shorter deadtime to achieve ZVS.
But across switching currents, if we need to chose a fixed deadtime that would be the
longest among all the switching currents which is to be chosen. But by doing so, fixed
deadtime results in losing ZVS in some conditions and thereby increasing the switch
stress, the losses and the overall performance of the DAB converter deteriorates.
Thus to mitigate this issue of ZVS loss with fixed deadtime issues, this study
proposes an adaptive deadtime with the phase change which will be monitored from
the drain-source voltage Vds waveforms. The basic principle is to keep tracking the
Vds voltage and detect the voltage bump. If the Vds bump is detected during the




Resonant gate driver design
This chapter discusses about the gate driver design and analysis of the sec-
ondary bridge. The motivation to design a resonant gate driver for the secondary
switch is because of the topology 48V to 1.8V, 100W converter. The drain-source
voltages across the secondary switches is only 1.8V while the gate drivers are driven
with 8-10V voltages based upon the MOSFETs and GaNFETs. To the first princi-
ples, the conventional gate-driving losses is equal to
Ploss = fsVgQg (4.1)
where fsis the switching frequency, Vg is the gate driver supply voltage, Qg is the
total charge of the MOSFETs. Thus the capacitance energy losses clearly show
that the the gating losses are close to 50 times more than the switching losses. To
reduce the gate driver losses there are several resonant gate drive techniques for
the PWM converters.[23],[24]. Thus the secondary gate driver is chosen to use a
multi-resonant gate driver. The prevailing idea is to use a reactive component like
inductor to behave like a current source to lossless charge and discharge the gate
capacitance and thus enable soft-gating [25].The Reactive components, essentially
store energy instead of dissipating energy and thereby the overall losses in conduction
in any conventional gate driver circuit are eliminated. Moreover, if given a proper
path, this stored energy in the reactive component can be pushed back to the power
source, thereby ideally making it loseless.
In general, the Ciss of the GaN is much smaller than its counter MOS, SiC
parts at the similar voltage and current ratings. Thus GaN can exhibit an order of
magnitude reduction in the conduction and switching losses especially when oper-
ated at high frequencies. This is the main motivation to use Wide-bandgap (WBG)
power devices in the resonant gate driver circuits and also are more viable choice
for a gate drive circuit for WBG power devices based converters. Other advantages
of Resonant converters over PWM are that the resonant converters are more sensi-
tive to switching frequency, but less sensitive to the duty cycle perturbations and
thus could handle the ZVS and zero dvdt conditions. But due to this dependence of
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resonant converters on the switching frequency, most resonant converters, especially
at high frequencies are self-oscillating.[26],[27]. Resonant gate drivers are made up
of a passive phase-shift network of R-L-C components which could give a resonant
output from the square-wave PWM signal, and thus resulting in soft-gating. This
could be pure sinusoidal-resonant gate driver or a Quasi-square-wave Vgs(t) [28].The
sinusoidal resonant gate driver circuits are simple to design but lead to more losses
than the quasi-square wave due to the slower rise and fall times during the switching
causing more overlap in the Vgs(t) and the Igs(t) leading to higher losses in con-
duction through the gate resistance Rg. On the other hand the quasi-square-wave
resonant gate driver has a more trapezoidal based Vgs(t) and thus faster rise and
fall edges and thus leading to almost 90% reduction in the conduction losses in the
gate driver.
Although the resonant gate driver circuit helps with loss reduction and thus
improve the overall efficiency of the converter, there are certain drawbacks to this
circuits, like these have a long start-up times. Due to this the bandwidth regulation
of the converter is reduced and thus require more input and output capacitive filter-
ing than the conventional gate drive circuit would need and also this design involves
a very fine-tuning of the multi-resonant phase-shift network, which is very tedious
and a repetitive process and thus complicated to implement.
4.1 Half-Bridge Resonant Gate Driver
Two gate driver topologies are proposed for the given DAB converter for
the secondary side H-bridge MOSFETs. The first is shown in the figure 4.1 below,
Half-Bridge multi-resonant gate driver also called as Juan-Rivas multi-resonant gate
driver. This consists of a half-bridge consisting of Sa and Sb, and a multi-resonant
network consisting of LF , LMR and CMR.
The purpose of the multi-resonant network is to give an ideal quasi-sine-wave
Vgs(t) to the secondary switch. This is achieved by allowing only the first and the
third harmonic components to pass through the network and reach the FET.The
design principles as discussed in more detail in [25] when briefly stated are:
(1) To shape the Vgs(t) in quasi-square wave across Ciss, the first and the
third harmonic components should be in the ratio 3:1. Since the Vsw(t) is already
at duty cycle of 50%, when passing through the multi-resonant network, the gain
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Figure 4.1: Half-Bridge Resonant gate driver
magnitude at fsw and 3fsw should be the same, as given below:∣∣∣∣ Vgs(jws)Vsw(jws)
∣∣∣∣ ' ∣∣∣∣ Vgs(j3ws)Vsw(j3ws)
∣∣∣∣ (4.2)
(2) The phase shift at fsw and 3fsw should be the same and within the π to π











, k = 0,±1 (4.4)
(3) Gate drive FETs Sa and Sb must operate in ZVS to minimize any additional
losses due to the multi-resonant network and thus the input impedance of the multi-
resonant network must be inductive at fsw and 3fsw as shown in the figure 4.2 below
and thus would give rise to the final condition to solve the three multi-resonant
network parameters:
<(Zsw(s)) = 0,=(Zsw(s)) > 0 (4.5)
24
From the above circuit analysis we get the below transfer function:∣∣∣∣ Vgs(s)Vsw(s)
∣∣∣∣ = ∣∣∣∣ 1sCissZsw(s)
∣∣∣∣ (4.6)
Figure 4.2: Impedance analysis off the resonant gate driver tan
Solving the above equations 4.2,4.4 and 4.5 we could solve the three multi-
resonant network parameters. Another approach to solving this could be with the
initial values of the three parameters: LF , LMR and CMR. From the above bode
plots 4.2 it can be seen that LF and Ciss resonate at fsw and LMR and CMR









Following the above mentioned principles the proposed multi-resonant gate
driver is designed with the LF = 0.180µH, LMR = 0.103µH and CMR = 5.5 nF.
From the theoretical loss calculations, we could infer that the soft-gating losses were
38.5% lower than the hard-gating losses with the proposed gate driver circuit.
But the drawback with this resonant gate driver is that dead-time control of
the secondary switch in order to achieve ZVS on the secondary H-bridge switches is
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complicated and is not convenient to achieve complete ZVS on the secondary. This
lead to the next research of the single-switch resonant gate drivers.
4.2 Single switch Resonant Gate driver
Single switch topologies are preferred for high-frequency due to low losses and
more rigorous control. Single switch topologies allow deadtime control up to several
nanoseconds range and also avoids the floating high-side (floating) transistor and
therefore the synchronization issues between the high side and the low side devices
and thereby simplifying the control methodology. Therefore, ground referenced
low-side single-switch topologies are very attractive for high-frequency applications
[29],[30].
Single switch topologies consist of a switch, inductor in series with input
voltage and an LC resonant network. There are several variants of the single switch
topologies but the two more prominent ones are the Class-E and Class-φ2 gate
driver topologies. These topologies allow ZVS with appropriate deadtime control
and thus eliminate high switching losses[31]. One of the crucial conditions to be
aware of while designing the single switch topologies is in order to keep the volt-
second balance across the inductor which is in series with the input voltage, the
average switch voltage has to be equal to the input voltage applied to the gate
driver. However, the drawback of such topologies is the high-voltage stress on the
switching device [32].
In class-E topology although has lot of benefits of an RF inverter but imposes
a large voltage stress across the switch, almost close to 3.5 times the input voltage.
This stress can be reduced using harmonic-tuned circuits using LC resonant network.
But the large choke in this topology also slows down the transient responses. Thus
this leads to more research on the class-φ2 topology. This resonant network oscillates
at second harmonic to switching frequency and is located in parallel to the switch,
thus enabling a trapezoidal waveform across the switch. This trapezoidal waveform
is the result of the first and the third harmonics combined as shown in the figure
4.3 below [31].
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Figure 4.3: Addition of first and third harmonics to form quasi-square wave
4.3 Analysis of the Proposed Gate Driver topology
A single switch topology, Class-φ2 is chosen as a result of the above ad-
vantages of this topology. Figure 4.4 below shows the schematic of the proposed
single-switch Class-φ2. It consists of DC voltage source Vg in series with an induc-
tor Lf , a ground referenced switch M, passive network CMR,LMR. This resonant
network is connected in parallel to the power driven MOSFET Mmain, which has a
gate resistance of Rg and input capacitance Ciss. The ground referenced switch is
driven at 50% duty cycle and satisfies ZVS. The series inductor Lf helps achieve the
soft-gating by interacting with the Ciss of the main power switch and the CMR,LMR
resonate at 2nd fundamental frequency in order to achieve more trapezoidal-like Vgs
and thus improve the voltage stress on the gate drive FET, i.e, M and also reduce
the switching losses in the main powerfet as the rise and fall times are faster in
trapezoidal Vgs.
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Figure 4.4: Proposed single-switch gate-driver circuit
4.3.1 Steady-state Analysis
The circuits with varying current and voltage responses based on the switch-
ing cycle are analyzed in piece-wise linear functions. Here the circuit behaviour is
discussed in detail in each switching interval. When the switch M is turned on, it
can be modelled as a resistor with a resistance of the drain-source value(Rds) and
during turn off Rds can be ideally considered as infinite. Also the Coss of the switch
is taken into consideration for the turn-on and turn-off process.
Turn-ON - DT ≤ t ≤ T
The equivalent circuit during turn on stage is shown below in the figure 4.5:
Figure 4.5: Equivalent circuit when switch M is closed
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In this time interval, the switch acts as a resistor Rds and since this drop is
so low that the Vgs across the Ciss of power switch Mmain is zero, leading to turn
off the main power switch. In this time interval, ig is zero and Ciss is discharged.










(t−DT ) + iL(0) (4.9)












Switch-Off - 0 ≤ t ≤ DT
The equivalent circuit during this time interval is shown in the figure 4.6
below. During this interval the switch M is turned off. The switch voltage is equal
to the Vgs of the main switch Mmain. In order to obtain a trapezoidal Vgs we need
to add the passive resonant components Lmr, Cmr in parallel to the switch M. The
inductor Lmr and the capacitor Cmr are tuned to conduct at the second harmonic
current component.
Figure 4.6: Equivalent circuit when switch M is opened
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where ws is the fundamental frequency. The current through the resonant network
is sinusoidal waveform and can be expressed as:
imr(wmrt) = Imsin(2wst+ φ) (4.13)
Where Im and φ are peak amplitude and the phase of imr. From this we could
obtain the inductor current.
imr = iL + iG (4.14)














vL(t)dt− Imsin(2wst+ φ) (4.16)












The particular solution for this second-order equation is:
















Here a is the frequency ratio, Z0 is the impedance and w0 is the resonant frequency.
In order to produce the desired trapezoidal voltage Vgs consisting of only the 1
st
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and the 3rd harmonics the resonant frequency should be less than or equal to three
times the fundamental frequency [33].
4.4 Design Principles
The proposed gate driver is designed at the switching frequency of 3MHz.
In order to determine the parameters of the resonant gate driver Lmr, Cmr, Lf , we
choose a 50% duty cycle for the switches for this purpose. Although, this is not
the limit and could be designed for any other duty cycles. The secondary switch,
power MOSFET selected is TPWR6003PL based upon the tradeoffs discussed in
chapter2, section 2.7 This power MOSFET has a large Coss of 2.72nF, Ciss of
7.7nF. The switch for the resonant gate driver is selected based on the best Figure of
Merit(FOM) and having the lowest possible losses in the switching losses. Therefore,
the GaNFET, GS61004B is selected for the switch M, which has a Coss of 300pF.
The impedance analyzer gives more details about the parameters value decision.
The tuning of the component parameters should lead to the following results:
• The impedance should be inductive at the fundamental frequency, with a phase
angle between 30 and 50°, this is to ensure that we achieve ZVS on the switch
M. This makes sure that the zero-crossing point of the switch voltage is prior
to the switch current and thereby reduce the losses in the switch M.
• In the second harmonic frequency, the magnitude of impedance is ideally null,
but practically small due to the resonant network.This is to reduce the peak
Vds voltage of the switch M.
• The impedance is capacitive and high magnitude at frequency around and
lower to third harmonic frequency.
With these principles in mind, tuning the Cmr, Lmr can be started such that the
impedance maxima of the Zmr are at the fundamental and the third harmonic
frequencies. The initial value of Cmr is chosen based on the tuning the poles of
impedance transfer function exactly at fundamental and the third harmonic and
placing a zero at the second harmonic. This can also be interpreted as the Cmr and
Lmr resonate with 2nd harmonic frequency to lower the peak voltage and shape
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the trapezoidal voltage, while the Ciss of the power MOSFET Mmain and the Lf





This is Coss of the switch M, in the proposed gate driver it is the GANFET




















This chapter discusses the design of the transformer used in the DAB con-
verter. Section 5.1 explains the concept of double sided conduction, which this
transformer aims to achieve. Section 5.2 discusses the implementation of this strat-
egy to improve the efficiency of the transformer. Section 5.3 delves into the selection
of core materials and the construction of the custom flexible PCB used as a winding.
5.1 Double-sided conduction (DsC)
As discussed in Section 1.1, transformers operating in high-frequency (HF)
regimes pose several advantages, not limited to, high efficiency, small size and low
cost. However, challenges such as increased losses arise when operating at high
frequencies: core losses scale rapidly at high frequencies, and copper losses can
increase due to magnetic effects like the skin and proximity effects. Hence, several
design solutions are being investigated to aid in resolving these challenges. One of
these solutions is the double-sided conduction (DsC) strategy.
DsC is a field-shaping technique that results in the even distribution of cur-
rent on both sides of a conductor, yielding two skin-depths worth of conduction.
This technique significantly reduces copper losses at high frequencies, because it
A) minimizes eddy currents traveling within conductors, and B) guarantees maxi-
mum utilization of available copper area. The approach was first proposed in the
context of inductors [35]. The geometry of the proposed inductor was designed to
balance the H fields near each turn. By doing so, the effective conduction area was
increased and DsC was achieved. The transformer proposed here leverages the same
field shaping techniques to ensure double sided conduction in both windings.
[2] discusses the influence of winding arrangements on the H-field of trans-
formers. By interleaving the windings of a transformer, depicted in Fig. 5.1a,
the magneto-motive forces (MMF) can be minimized near each turn, significantly
reducing the losses due to eddy current effects at HF. The interleaved winding ar-
rangement achieves DsC by balancing the H-field on both sides of the conductors,
resulting in current evenly moving towards the conductor sides.
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To achieve DsC with an interleaved winding arrangement, the first and last
layers, depicted in figure 5.1, must carry half the net current of every other layer.
This can be done by paralleling the first and last layers of the interleaved structure
or by forming each layer with half as many series-connected turns.
Figure 5.1: Interleaved winding structures using 3-D models of planar transformers
from [2]. (a) Left, Interleaving P-S-P-S-P-S-P-S. (b) Right, DsC Interleaving 0.5P-
S-P-S-P-S-P-S-0.5P. P – Primary winding, and S – Secondary winding
5.2 Applying Design Strategy to the Transformers in
DAB Converter
It is easiest to achieve DsC in a transformer with high magnetizing induc-
tance (and low magnetizing current).In a transformer with high Lm, the excita-
tion/primary current is, ideally, the same as the secondary current factored with
the transformer turns ratio, which then guarantees balanced H-fields. In addition
to a high Lm, transformers designed to achieve DsC have a low leakage inductance,
LLk. This occurs because of the densely interleaved transformer windings which
minimize flux only coupling individual windings. Another factor that contributes
to the low LLk attribute is the core design and material. This factor is further
discussed in section 5.3.1.
There are three features of the transformer structure to be considered when
implementing the DsC technique. The first feature is the magnetizing impedance,
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Zm of the transformer. DsC is achievable for transformers with high Zm. Based
on FEA simulations, for DsC to be achieved in a transformer, the load impedance,
ZL, has to be within 0% to 25% of Zm. The second essential feature is the geom-
etry of the winding structure. The turns of the windings are designed to balance
the H-fields on both sides of each turn to yield 2-skin depth worth of conduction.
Hence, for the design of this project’s transformer windings, the thickness of the
windings is twice the skin-depth of copper (Cu) at 3 MHz. The last feature is the
interleaved arrangement of the windings. To achieve DsC, the first and last layer of
the interleaved windings must be in parallel to carry half of the net current of every
other layer. As this is a 7:1 transformer, to have an interleaved arrangement that
achieves DsC, the total number of turns had to be 15. Several winding arrange-
ments can be done for the turn counts on the transformer primary and secondary.
But the most effective arrangement is having 7 turns in series on the primary (P)
winding and 8 turns in parallel on the secondary (S) winding, giving an interleaved
structure of S-P-S-P-S-P-S-P-S-P-S-P-S-P-S. This arrangement achieves DsC as all
the secondary layers are paralleled, balancing the H-field distribution on either side
of any inner layer. Section 5.3.2 explains the ease the effective winding arrangement
provides in designing the turns on the type of winding material used.
Our design goals involve minimizing the size and improving efficiency of
magnetic components. It is essential to select materials that will produce good
performance both as individual units and when integrated together. Section 5.3
covers the material choices for the core and windings, as well as the reason for the
selections.
5.3 Material Selection
Material selection is key in the design process as it determines the reliability
of the design from the performance and economic standpoint. Hence, with appropri-
ate material selection, our structure yields improved power density at its operating
HF. This section dives into the materials used for the transformer components and
the benefits of the chosen materials in improving the performance of the transformer.
35
5.3.1 Core Choice
One of the solutions to optimizing transformer operation in HF (3 - 30 MHz)
regime is selecting appropriate core materials.
Selecting the best-fit core material for a desired operating HF poses its own
challenges due to the limited data characterizing the performance of the material at
HF. In [36], a detailed analysis is done, for a variety of commercially available HF
core materials, to provide experimental data on the loss characteristics of the mate-
rials over HF range. The results in this article contributed a great deal in narrowing
down suitable core materials, 3F46, PC200 and 80, with desirable characteristics at
3MHz, the switching frequency of the DAB converter.
Besides the loss characteristics of the core, two other factors that helped
with determining the type of core to be used for the converter application were
the core shape and the availability of the desired core. The core shape preferable
for the DAB converter project was one that minimized the effect of air gaps and
offered minimal winding resistance. In addition, the core had to be commercially
available within the timeline for the project, narrowing down the core choices to
3F46 pot cores, PC200 RM cores and 80 EQ cores from manufacturers Ferroxcube,
TDK Electronics and FairRite respectively.
In section 5.2, three essential features of the transformer were analyzed to
determine conditions needed to be met for the transformer to achieve DsC; the first
condition was the load impedance, ZL had to be within (0 - 25)% of the magnetizing
impedance, Zm to ensure the transformer has a high Zm compared to ZL. Using the
inductance factor, AL provided in the core datasheet and 5.1, Zm was calculated
for each core option to ensure that double sided conduction would be achieved. The




where fsw is the switching frequency, Np is the number of primary turns, and AL is
the one turn inductance.
One of the project requirements was to have a maximum transformer loss of
2% at full load power (100W). Two transformers are used in the converter, meaning
each must have a maximum of 1W loss. The loss in each transformer comes both
copper and core loss. Hence, the target loss was set as a maximum of 0.5W for
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each of the loss components. To estimate the theoretical core loss, PCr of the
transformer, the loss vs flux density characteristic curves of the core, provided by
the core manufacturer was used. The flux density, B was calculated using 5.2, where
AC is the effective cross-sectional area of the core.
B =
Vp
(4 ∗ fsw ∗Np ∗Ac)
(5.2)
From the characteristic curve, the log-log equation (5.3) was derived to relate PCr







Another method used to estimate Pcr was using the generalized Steinmetz’s equation
(GSE), eq.5.4. The Steinmetz parameters were extrapolated using ANSYS Maxell
2D [4].






where Cm, α, and β are the Steinmetz parameters, fsw is the switching frequency
in Hertz (Hz), and Bac is maximum amplitude of the flux density in Tesla (T).
From the core loss results, among other results, the chosen core for the trans-
former structure is a PC200 RM core from TDK Electronics with dimensions (20.3
x 8 x 13.5) mm.
5.3.2 Winding Design
The DsC technique yields 2-skin depth worth of conduction per turn at HFs,
hence, in designing the windings, a minimum thickness of 2-skin depth of copper is
desirable to meet this yield. We considered the use of copper foils which come in
a variety of thickness, less or greater than 2-skin depth of copper. However, this
winding material poses its own challenges with cutting precision and finding the
best fit (size) dielectric material between the primary and secondary winding. In
the case a laser cutter is used for precise cuts, two main areas of concern will be the
reflection of the laser back on itself, which will depend on the way the material is
cut, and as precision is key, several test runs will have to be performed to determine
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the extra mm that will account for any potential loss of material during the cut.
Ultimately, the laser cutter route depends on the availability of the machine and
its ability to cut relatively low dimensions. As a result, a novel idea is explored for
the transformer design: utilizing a flexible printed circuit board (flex PCB) as the
winding material to replace conventional options.
The flex PCB has great potential as an alternative to copper foil for winding.
The winding structure is easily designed using PCB design software, and precisely
cut out, with no opportunity for human error. Most manufacturers are able to print
flexible copper thicknesses up to 3oz (254 um) with at most 6 conductive layers.
In our case, a 2-layer board is required to represent the primary and secondary
windings of the transformer. The closest available copper thickness to 2-skin depth
of copper at 3MHz was 2oz of copper. Per calculations and simulations, it was
verified that the slight decrease in copper thickness would result in a increase in loss
by slightly less than 10%. Furthermore, the flex PCB comes with in-built dielectric
materials between the copper layers which eliminates the need to find the right
dielectric material thickness and inserting the material between the materials.
Transformer simulations for DsC were done for instances with evenly spaced
windings, that is, the dielectric material has the same thickness between each wind-
ing. However, this is not the case for 2-layer flex PCBs as seen in 5.2. When the flex
PCB is wound about the core’s center post, the spacing between the windings has a
sequence of (50-25-100-25-100. . . ) microns Per simulation, with the uneven spacing
sequence, the transformer still achieved DsC. Furthermore, the percent difference,
for the copper loss between the even and uneven spacing, was calculated. For even
spacings of 25 microns and 50 microns the copper loss, compared to that for the
uneven spacing, had less than a 5% decrease. While the even spacing of 100 microns
had about a 5.5% increase in copper loss when compared to that from the uneven
spacing. This percent difference in copper losses proved the uneven spacing will not
be a detriment to the transformer achieving DsC.
The primary winding is placed on the top copper layer of the flex PCB. It
consists of 7 turns in series, hence, one sheet of copper with a total length equivalent
to the sum of the length of each turn. The secondary winding is designed on the
bottom copper layer of the flex PCB. It consists of 8 turns in parallel, hence, 8
separate sheets of copper, each the length of the corresponding turn. To meet
the requirement set by the PCB manufacturer, the spacing between each sheet
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Figure 5.2: 2-layer stack-up for flex PCB used for the design of the transformer wind-
ings. The dielectric material, between the copper layers, gives an uneven spacing
sequence of (50-25-100-25-100. . . )µm.
is 0.16mm. To connect the flex PCB to the transformer connectors on the DAB
converter, two connecting tabs, per copper sheet, were created.
A factor to check the flexibility of the PCB is the bend radius. The bend
radius must be known to ensure the stress point – the point where the copper layer
fractures if the flex PCB is greatly extended – of the flex PCB is never reached. The
smaller the bend radius, the greater the material’s flexibility. The bend radius of
flex PCBs is ideally between 10-12 times the flex material thickness. In our design,
the bend radius is between (2.65 - 3.18) mm, which is less than the smallest radius
(4.00mm) of one of the turns. 5.3 shows images of the flex PCB design.
The DsC interleaved winding structure has the form S-P-S-P-S-P-S-P-S-P-
S-P-S-P-S. Each S-P and P-S pair resembles a capacitor and will have a winding
capacitance. However, this parasitic capacitance, on the order of 4.00 pF, is negli-
gible.
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Figure 5.3: Top, KiCAD layout of flex PCB with dimensions of 269.75 x 36.4 mm
(including height of soldering tabs). Bottom right, soldering tabs with dimensions
2.35 x 14mm, and vias diameters 1.35 mm (center) and 0.4mm (small). Bottom





In an n-module ISOP system, the input voltage and output current are re-
duced by a factor of n for each module. This reduces current and voltage stress
of the switching device and allows us to expand to high-frequency, high-voltage
capability using low voltage FETs. However, in an ISOP system, the difference
between module parameters can lead to voltage unbalance and current issues [37].
To avoid over-stressing of the circuit components, it is necessary to ensure input
voltage and output current sharing among the modules. The output voltage also
needs to be regulated in the converter. Thus, for an ISOP system a control scheme
is designed to regulate the systems output voltage and enforce input voltage and
output current sharing. ISOP control scheme are classified as natural power bal-
ance scheme[38][39] and specific sharing scheme[40][41][42][43][44]. Natural power
balance scheme have been observed to show poor input voltage and output current
sharing characteristics[45]. Few of the sharing schemes focus on output side i.e. en-
forcing output current sharing among the modules. In [46]of output current sharing
loop is examined and it is concluded that output current sharing scheme doesn’t lead
to a stable operation. Hence, in this study the novel input voltage sharing (IVS)
strategy proposed in [46]. This control strategy consists of (n-1) individual input
voltage sharing regulator (IVSR) loops and a output voltage regulator (OVR) loop.
The loops interact among themselves so to make the design process simpler the net-
work is decoupled to non-interacting loops. Control-to-input and control-to-output
transfer functions are required to design control-loop compensation for IVSR and
OVR. Small-signal modeling technique is used to approximate the converter circuit
with non-linear devices with linear equations and derive the transfer functions. The
generalized average model method discussed in [47][48][49] is explored below.
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6.1 Small Signal Model
6.1.1 Small signal modelling of DAB converter
The circuit diagram of a dc-dc DAB converter is given in Fig 2.1. It consists
of two H-bridges and a high-frequency transformer. The high-frequency transformer
provides both galvanic isolation and energy storage through winding leakage induc-
tance. Due to the total of eight switching elements in this topology, the number of
different control methods is very high and there are several degrees of freedom that
can be used for optimization. The given dc-dc DAB converter is controlled using
the single phase-shift modulation (SPSM) technique operating at a fixed switching
frequency and fixed 50% duty ratio. The power is being transferred from the leading
bridge i.e. the primary bridge to the lagging bridge i.e. the secondary bridge. The





where n is the turns ratio of the high-frequency transformer, Vin and Vo are the
converter input and output voltages, respectively, d = φ/π the phase shift ratio
between two bridges, and d ∈ [−1, 1], fs switching frequency, Lk leakage inductor
of the high-frequency transformer, referred to the input side.
The generalized model for DAB converters is derived based on the following
assumptions:
[1] The transformer magnetizing current is not significant.
[2] The voltage drop across transistordiode pairs is negligible.
[3] The transistor switching transients are negligible. The given DAB is controlled
using PSM techniques, the voltage at the transformer input side, vp, can be expressed
as:
vp(τ) = s1(τ)vin(τ) (6.2)
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where s1(τ), the switching function at primary bridge, is given below eqn 6.3
s1(τ) =
1, 0 ≤ τ ≤ T2−1, T2 ≤ τ ≤ T (6.3)
where T= 1/fs is the switching period of transistors. Similarly, the voltage at the
transformer output side, vs, can be expressed as
vs(τ) = s2(τ)v0(τ) (6.4)
where s2(τ), the switching function at secondary bridge, is given below:
s2(τ) =
1, dT2 ≤ τ ≤ T2 (1 + d)−1, 0 ≤ τ ≤ dT2 or T2 (1 + d) ≤ τ ≤ T (6.5)
To achieve the final goal of input voltage sharing and output voltage control in the
modular system, the converter input and output voltage, vin(τ) and vo(τ) respec-
tively, and the transformer current it(τ) are selected as the state variables. The



























These time-varying and non-linear equations are averaged to derive the small-signal
equivalent circuit of a given topology with linear time-invariant equations. In the
averaging method a state variable x(τ) is represented using its Fourier series, during
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x(τ)ws sin (kwst)dτ (6.11)
The conventional state space averaging only consider dc terms (k = 0) assuming
low ripple in state variables. On the other hand, in DAB converter the transformer
current it is purely ac, i.e. high ripple and dc term is zero so instead of conventional
averaging the generalized state space averaging is used here as it does not assume
that the ripples of state variables are small and hence, keeps more terms in the
Fourier series of state variables. This technique discards less information and might
be more accurate. In this study, the zeroth and first component (k = 0,1,-1) are
considered.
























represents the average of the differential of a state variable. The kth

















The 1 and -1 coefficient of the fourier series are considered as complex conjugates.
















































































Applying these operations to our original state space equations shown in eqns. 6.6


























































































































































































































































































































































































































































Where, assuming that the dynamics of input voltage and load are slow




































= 0. The given topology is controlled using


































= −2 cos dπ
π
(6.27)
After substitution, the final equations of the zeroth and first coefficient of
state variables are expressed in the matrix form in equation 6.28,







0 0 0 4πCin 0 0 0 0 0
0 − 1RCo −
4n sin dπ
πCo
−4n cos dππCo 0 0 0 0 0
0 2n sin dππLt −
Rt
Lt




ws −RtLt 0 0 0 0 0
0 0 0 0 0 ws 0 0 0
0 0 0 0 −ws 0 0 0 − 2πCin
0 0 0 0 0 ws − 1RCo 0
2n sin dπ
πCo
0 0 0 0 −ws 0 0 − 1RCo
2n cos dπ
πCo






















It can be observed that the dynamic of vin0 vo0 it1R it1I is independent of
the rest of the system so eqn. 6.28 can be converter to eqn. 6.29, a four-order model
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The small-signal averaged model is a good tool for controller design and
stability analysis as the s-domain small-signal models can be used to study the
frequency response of the converter. To obtain the small signal model the averaged
state equations in are perturbed to yield steady-state and dynamic terms. The
product of any ac terms are eliminated and thr equations are trasformed into s-
domain to solve for converter transfer functions. Assuming input voltage constant, a
small pertubation in d leads to the following deviation in state variables vo0 it1R it1I
d̂ = d−D
v̂o0 = vo0 − Vo0
ît1R = it1R − It1R
ît1I = it1I − It1I
(6.30)
where Z is the steady state, z is the large signal state and ẑ is the small signal
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state of variable x. The steady state values of vin0 vo0 it1R it1I can be obtained by







= AX̂ +Bd̂ (6.32)
A =

0 0 0 4πCin








































Transforming eq 6.34 to s-domain, the d̂ to X̂ can be expressed as:
X̂
d̂
= (sI −A)−1B (6.35)
Solving eq 6.35 leads us to the converters control-to-inputGvid(s) and control-
to-output transfer function Gvod(s). The converters output impedance Zout(s) is
obtained by adding a current source at the load, to incorporate for îo variations,
and rewrite the state space equations.
6.1.2 Modelling of DAB based ISOP converter
An ISOP modular system demands a multi-objective control strategy to en-
sure equal sharing of input voltage and output current among the constituent con-
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verters. Assuming all the DAB converters have same circuit parameters, the single
DAB converter modeling is continued to derive control to output voltage and control
to module input voltage transfer functions. In the given two DAB ISOP system,
the first DAB module is set as reference and the difference between state variables
in second DAB module and reference is expressed as
d
dt
(X̂2 − X̂1) = A(X̂2 − X̂1) +B(d̂2 − d̂1) (6.36)
Transforming eqn 6.36 to s-domain, we have
X̂2 − X̂1 = (sI −A)−1B(d̂2 − d̂1)
So, the difference between input voltage of DAB modules is
V̂in0,2 − V̂in0,1 = Gvid(s)(d̂2 − d̂1)
































As it is a ISOP system, the output voltage across each DAB module is same.
The control-to-output transfer function for the ISOP converter is sum of that in
every DAB module
V̂o0 = Gvod(s)(d̂1 + d̂2) (6.39)
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The system diagram representing eqn 6.40 is shown in Fig. 6.1, whereGvc(s), Gvo(s)
are the IVSR and OVR loop compensation transfer function, and Zout(s) is convert-
ers output impedance
Figure 6.1: System block diagram of ISOP converter with IVS control strategy














Incoorporating eqn 6.41 into eqn 6.40, we can get a simpler version of the
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Figure 6.2: Decoupled loops diagram of ISOP converter with IVS control strategy
Fig 6.2 represents eqn 6.42 and shows that the input voltage sharing loop and
output voltage regulating loop are decoupled and can be designed independently.
From eqn 6.35 and table 6.1, the control-to-input, control-to-output transfer
functions, and the converters output impedance are as follows:
Gvid(s) =
5.022e− 11s+ 1.23e− 05
2.45e− 16s2 + 4.68e− 11s+ 4.655e− 08
Gvod(s) =
2.66e− 12s+ 7.98e− 09
3e− 18s2 + 5.73e− 13s+ 5.7e− 10
Zout(s) =
−1.25e04s3 − 0.002761s2 − 4.443e18s− 1.202e09
s4 + 1.929e05s3 + 3.598e14s2 + 6.856e19s+ 6.033e22
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Parameter single DAB converter 2-DAB module ISOP system
Vin 24V 48V
Vo 1.8V 1.8V
Cin 80 µF 80 µF
Co 80 µF 160 µF
Lt 103 nH 103 nH
Rt 0 Ω 0 Ω
RL 0.0648 Ω 0.0324 Ω
fs 3MHz 3MHz
n:1 6.6667: 1 6.6667:1
P 50W 100W
Table 6.1: Circuit parameters
6.2 Controller design
6.2.1 DAB converter
In a single DAB converter only the output voltage needs to be regulated. The
derived control-to-output transfer functionGvod(s) is shown in Fig.6.3. It is observed
that the Gvod(s) is stable with 138 kHz crossover frequency and phase margin of 102°.
This system is an open-loop system, i.e., a non-feedback controller; it does not use a
feedback loop to determine if its output has achieved the desired goal. An open-loop
system cannot correct any errors that it makes or correct for outside disturbances.
Whereas, a closed-loop system has a feedback loop which ensures the controller
exerts a control action to give a process output the same as the set point. This
kind of feedback control system can be established by combining a compensator’s
feedback loop with the feed-forward (open-loop) system. The compensator primarily
has to compensate whatever difference or error remains between the setpoint and the
system response to the open-loop control. Working together, the combined open-
loop feed-forward system and closed-loop compensator can help us achieve a more
responsive control system.
A PID compensator shown in Fig. 6.4 comprises three distinct blocks, each
processing the error signal with the respective functions: proportional, integral, and
derivative. The behavioral parameters of a control system such as rise time, damping
ratio, or response time can be tuned by individually adjusting the block gains.
52
Figure 6.3: Bode plot of Control-to-output transfer function
The three blocks of PID produce outputs with the following nature:
• P : proportional to the error at the instant t, “present” error.
• I : proportional to the integral of the error up to the instant t,“past” error.
• D : proportional to the derivative of the error at the instant t,“future” error.
The transfer function Gc(s) of the PID controller is :




Implementing the derivative term as recommended in equation 6.43 results in ex-
treme sensitivity to incoming noises or perturbations. To prevent high-frequency
noise from coming in, a pole at N rad/s is included that safely excludes the up-
per portion of the frequency spectrum. Additional pole in the PID equation, as in
equation 6.44 gives birth to the filtered-PID.








Figure 6.4: PID implementation showing three distinct blocks
A filtered PID is same as a compensator setting a double zero, an origin pole,
and a high-frequency pole. Equation 6.44 is converted to pole-zero form :
Gc(s) =
(1 + s/wz1)(1 + s/wz2)
s
wp0
(1 + swp1 )
(6.45)
Equation 6.45 help us bridge a relation between the PID coefficients and the com-
pensators pole and zeros. A PI compensator is basically the PID equation excluding
the derivative term and transforms into a simpler expression. Similarly the PI com-
pensator equation can be expressed as a compensator setting a single zero, an origin
pole.








PID/PI compensator design can be done using standard PID design techniques
Ziegler and Nichols experimental processes,etc or the compensator is designed with
direct poles-zeros placement and then converted to PID form. The poles and zeros
are positioned according to the desired crossover frequency and phase margin [51].
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The latter method is used in this study. Following steps are followed to derive the
compensator transfer function:
• Identify the magnitude and argument of the transfer function Hp(s) at the
desired crossover frequency.
• Place a origin pole in the compensator to offer high DC gain
• Identify the position of pole-zero pair and the gain to force the crossover at
desired frequency fc and ensure desired open-loop phase margin.
Based on boost required to ensure the target margin at fc there are three types of
compensator:
boost = PM − argH(fc)− 90° (6.47)
• Type 1: 1 origin pole, no phase boost required
• Type 2: 1 origin pole and 1 pole-1 zero, phase boost required up to 90°
• Type 3: 1 origin pole and 2 pole- 2 zero, phase boost required up to 180°
The switching frequency for the DAB converter discussed above is 3 MHz.
The desired crossover frequency fc is set as one-twelfth of the switching frequency
and the target open-loop phase margin is 60°. From Fig. 6.3 the magnitude and
argument of the transfer function Gvod(s) at fc are identified as:
fc = 250 kHz;Gvodfc = −5.03dB;Pfc = −83.17°; (6.48)
As the phase boost required is less than 90°, type 2 compensator is designed. A
pole-zero pair can create a phase boost upto 90°. To ensure maximum boost at the
crossover fc, the pole-zero (fp − fz) is positioned accordingly. A origin pole fp0 is
added to ensure the compensator nullifies the transfer function Gvod(s) magnitude




























where, a1 = 1.912e− 06 a0 = 1 b2 = 2.271e− 13 b1 = 1.072e− 06
Gc(s) is the type 2 compensator transfer function. Fig. 6.5 shows the bode
plots of compensated and uncompensated control-to-output transfer function for the
given DAB converter i.e. Gvod(s) and the loop transfer function Tol(s). The target
of crossover frequency of loop transfer function equal to 250 KHz and phase margin
as 60° is achieved.
Figure 6.5: Bode plot
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Type 2 compensator is equivalent to a PI compensator with an additional
high-frequency pole. The purpose of this high-frequency is to force the gain roll-
off at high frequencies, beyond the crossover point. It helps to build a good gain
margin but also ensures noise immunity by filtering high-frequency spurious noises.
By equating equations in 6.46 a relation is obtained between the pole-zero location












where, Kp = 1.8 and Ki = 9e05. A derivative block with coefficient Kd value
(1e-10) is used with the above derived PI controller to decrease overshoot. This has
negligible effect on the frequency response and stability of the system.
Figure 6.6: Feedback loop system to regulate output voltage
A 50W single DAB converter and a 100W ISOP system including two DAB
converters are built in MATLAB/Simulink to verify the analysis and design, with
parameters given in table 6.1. A feedback loop block-based system shown in Fig. 6.6
is designed in SIMULINK. To ensure that the small-signal modeling has led us to the
correct transfer function, the block system’s output voltage response is compared
to the output voltage response of the full switching DAB converter. Fig. 6.7(a)
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shows the output voltage response in case of the set point (Vref ) variation. It
can be inferred that the two output voltage waveforms match thus supporting the
small-signal derivation. Fig. 6.7(b) shows that the closed loop system is able to
regulate and stablizie the output voltage for load transients at 0.5 ms and 1 ms. The
above results conclude that the closed loop DAB converter system is stable, and the
compensator designed is able to restore system behavior in case of transients.
58
(a) (b)
Figure 6.7: DAB converter output voltage response (a) Vref variation (b) load tran-
sient
6.2.2 ISOP system
In this subsection the multi-objective controller design for the two DAB
module ISOP converter is discussed. The decoupled loop network derived in the
previous section enables us to convert this MIMO system into two SISO system and
design IVSR loop and OVR independently. The loop gain of output voltage control
loop and input voltage sharing control loop are found from Fig 6.2. Compensator
design for the following loops is done using the poles and zeros placement method
discussed above. The crossover frequency is chosen to be 250kHz which is one-twelfth
of the switching frequency. The uncompensated and compensated IVSR and OVR
loop gains are shown in Fig 6.8. Through compensation both phase margin and
magnitude margin are improved resulting in a stable and fast closed loop system.
Fig 6.9 shows the simulink waveforms for the ISOP converter at full load.
It can be observed that the input voltage is evenly shared between the two DAB
modules and the output voltage is maintained at 1.8V. In order to verify the per-
formance of the control scheme for an ISOP system, with unmatched modules, the
main inductor value for the second converter is altered from 103 µH to 113 µH, all
other parameters are same as shown in table 6.1. Fig 6.10 shows the ISOP converter
waveforms corresponding to load transient at 0.5 ms and 1 ms. Fig 6.10(a) shows the
output voltage of the ISOP during load stepping is regulated and stable. Fig 6.10(b)
verifies the operation of the IVSR loop as the input voltage is evenly shared among
the two DAB modules. The input voltage for the given ISOP system is stepped
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(a) (b)
Figure 6.8: Uncompensated and compensated loop gains in an ISOP system. (a)
OVR loop (b)IVSR loop
(a) (b)
Figure 6.9: two DAB ISOP system waveforms at full load (a) ISOP system’s output
voltage (b) Individual module input voltage response
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from 48V to 58V at 0.5 ms and brought back to 48V at 1 ms, again stepped down to
43V at 1.5 ms and restored back at 2 ms, the simulink results are shown in Fig. 6.11.
Equal voltage sharing is observed among the modules even though they don’t have
same circuit parameters, this verifies that the control scheme works under input
voltage transients and successfully achieves input voltage sharing and output cur-
rent sharing. The ISOP system is also tested with a new set of control parameter.
The new control paramteres are obtained by slightly altering the calculated control
parameters.
Fig 6.12 compares the system response to input voltage perturbation with
three different set of control parameters. Set1 consists of the calculated control pa-
rameters, set2 uses same OVR control parameters as set1 but different IVSR control
parameters, and set3 has same IVSR control parameters as set1 but different OVR
control parameters. Fig 6.12(a) and (b) represent the system output voltage and
module one input voltage for 3 different control parameter sets.It can be observed
that as set 2 has same OVR control parameter but different IVSR control parame-
ters than set1, the output voltage response for the two sets is almost same but input
voltage differs. Similarly, as set 3 has same IVSR control parameter but different
OVR control parameters than set1, the input voltage response for the two sets is
almost same but output voltage differs. This verifies that the IVSR and OVR loops
are turely decoupled in nature. The closed loop ISOP system is also verified for Vref
variations. The results are shown in Fig 6.13.
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(a) (b)
Figure 6.10: ISOP system waveforms during load transient (a) Output voltage (b)
Individual module input voltage
(a) (b)
Figure 6.11: ISOP system waveforms during Vin variations (a) Output voltage (b)
Individual module input voltage
62
(a) (b)
Figure 6.12: ISOP system waveforms during Vin variations using 3 different set of
control parameters (a) Output voltage (b) Individual module input voltage
(a) (b)
Figure 6.13: ISOP system waveforms during Vref variations (a) Output voltage (b)





The converter designed is simulated in LTSpice to test the design and verify
the calculated parameters and working conditions. The proposed converter is tested
at 3MHz switching frequency. The initial sim is shown in the figure below 7.1 which
is the single stage DAB converter with one of the branch simulated, with an input
voltage of 24V and the switches are driven with ideal gate signals. The results
of the sim are shown in the figure below 7.2. From the sim it is shows the basic
working of the DAB converter, we can see the trapezoidal behaviour of the main
power transfer inductor current, ILmain(A) and the square wave pulses of the vh1
and vh2 as explained in the chapter 2.
Figure 7.1: Single stage DAB converter
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Figure 7.2: Simulation results of single stage DAB converter
The next simulation is the architecture topology proposed for the 48:1.8V
conversion, the Input-series-Output-Parallel (ISOP) topology implemented as shown
in the figure below 7.3. The two branches are identical to each other and the input is
in series and the output is paralleled. This topology selection is explained in detail
in chapter 2 in section 2.4. This is again simulated with ideal gate drivers with the
phase shift incorporated in the simulations. The simulation results of this sim are
shown in the figure below 7.4. The gate driver designs and simulations are discussed
later this section.
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Figure 7.3: Proposed ISOP DAB converter
Figure 7.4: Proposed ISOP DAB converter results
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From the figure above 7.4 we can see the switching node voltages vh1 and vh2
are square voltages at the input and the output voltage levels, i.e, 12V and 1.8V.
We see 12V on the lower branch switching node because of the half-bridge topology
of the converter. We can also see the output power plotted along with the output
voltage in open loop control at 1.83V. The main power transfer leakage inductance
current plotted has the more-trapezoidal wavelike structure as expected for the DAB
converter because of the square wave switching node voltages across the inductor.
The two resonant gate drivers that are discussed and designed in chapter
4 are simulated and tested. The half-bridge gate driver explained in section 4.1
is tested and simulated.The figure 7.5 is the designed resonant gate driver. The
half-bridge switches are driven with duty cycle of 50% and then passed through the
multi-resonant network. From the equations 4.7 and 4.8 we derived the parameters
for the design of the gate driver based upon the impedance analyzer as shown in the
figure 4.2 and now simulation also is done with a bit of tuning as shown in the figure
below 7.6. After proper tuning of the multi-resonant tank the transient analysis is
simulated to verify the output gate voltage waveforms and the results are shown in
7.7.
Lf = 182nH,LMR = 85nH,CMR = 5nF (7.1)
The output shows that the gate voltages are in fact trapezoidal in shape as
expected and thus help reduce the losses in the overall converter.
Figure 7.5: Half-Bridge gate driver simulation
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The proposed gate driver for the converter designed is the phi-2 resonant gate
driver that is explained in detail in section 4.2 in chapter 4 is tested and simulated
for the expected gate voltages.This is a single-switch low side switch gate driver.
The parameters are designed according to the equations 4.21 and 4.22.
Lf = 50nH,LMR = 500nH,CMR = 1.38nF (7.2)
This gives us the schematic as shown in the figure below 7.8. The series inductor
Lf we can see that it helps achieve soft-gating by interacting with the Ciss of the
main power switch and the Lmr and Cmr resonate at 2
nd harmonic frequency and
thus we see the more-trapezoidal-like Vgs as can be seen in the results in the figure
below 7.9.
From the figure it is clear that the power switch is turned on when the gate
driver switch is OFF as that is when the input and the inductor Lf is connected to
the powerFET. The actual gate voltage od the powerFET Mmain and the gate signal
of the gate driver GaN FET MD are shown in the figure 7.9. So the power transistor
input capacitance Ciss is charged/discharged when the switch MD is turned OFF.
A quick transition time is observed and this indicated that high-switching speed is
achieved. We can also observe that the powerFET V (vgs) comes back all the way
to zero before the V (VgsM ) gate signal of the gate driver GaNFET, MD is turned
on which ensures ZVS switching in the gate driver switch. The performance of this
new gate driver proves many more features than a conventional design has.
Now, next step in the simulation is incorporating the proposed gate driver
into the converter gate signals and then running the converter with load. This
(a) (b)
Figure 7.6: Half-bridge frequency response analysis (a) Input impedance (b) Output
gate voltage
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Figure 7.7: Half-bridge output gate voltage
Figure 7.8: Phi-2 gate driver simulation
schematic is shown in the figure below 7.10. The primary is still driven with ideal
gate driver voltages, as this is a good enough emulation to the gate driver output
of the hardware implementation of the gate driver MCP14700. The dual input
synchronous gate driver is very accurate and implement the gate driver signals very
close to the pwm signals with a slight delay. The secondary switches are driven with
the phi-2 gate drivers. Here we can see that 2 switches are driven with a single phi-2
implementation, since the Ciss of one switch of TPWR6003PL, mosfet selected for
the secondary switch is 7.7 nF, here the phi-2 is simulated with a Ciss of 15.4 nF.
The simulation results of this simulation are shown in the figure below 7.11.
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Figure 7.9: Phi-2 gate driver output gate voltage
Figure 7.10: Complete converter simulation with the Phi-2 resonant gate drivers
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Figure 7.11: Sim results of the converter with the Phi-2 resonant gate drivers
From the simulation results shown above figure 7.11 we can observe the gate
signals of the full-bridge of the secondary side, Vgs3 and Vgs4 which can be seen from
the figure that they are trapezoidal as expected and are at 12V max voltage so that
we could ensure that the Si switches of the secondary are completely turned ON with
as minimum Rdson as possible. The output voltage and current of the converter are
plotted and this is at full load and thus the light load auxiliary inductance doesn’t
have any role to play here. The switch node voltages, V (Vsw1) and V (Vsw2) of the
low side branch of the converter are also plotted which are 24V square wave and
the 1.8V on the primary and secondary side switching node respectively as expected
and thus the inductor current across the main power transfer inductor is trapezoidal
as expected at full-load conditions.
7.2 Experimental Results
The figure below shows figure 7.12 the converter after the pcb layout in
KiCAD and fabricated. The PWM signals are plotted in the figure shown below
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7.13. The pwm signals shown in the figure below are for the primary and the
secondary branches, and we can observe the 30◦ phase shift between the primary
pwm signal, Vg1 and secondary signal, Vg3.
Figure 7.12: Converter board
The primary half bridge is then tested next for the working of the primary
GaN switches, GS61008T and the primary gate drivers, MCP14700. The figure
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Figure 7.13: PWM signals for one branch of the converter
below 7.14 shows the drain and gate voltages of the low-side primary switches.
Figure 7.14: Drain and gate voltages of the primary bridge
From the figure above 7.14 we can observe that we achieve soft-switching
ZVS as the drain voltage comes down to zero before the gate voltage is given and
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we can even see some body diode conduction and thus there is some body diode
losses in the primary switches, better tuning of the deadtime we could avoid this
body diode losses too.
The first important module to test in the secondary side is the phi-2 resonant
gate driver to get it to working to drive the secondary MOSFETs. The secondary
switches TPWR6003PL are placed for the test at the high side and low side for
the Vg3−Ls and Vg3−Hs and the Lf , Lmr and Cmr are placed according to the
parameters in the equation 7.2 as shown in the figure below 7.15.
Figure 7.15: Phi-2 resonant converter experimental schematic
The Phi-2 gate driver switch is the GaN switch GS61004B and is driven by
the low side gate driver LM5114. The 1:1 transformer is put to have isolation of the
grounds of the gate signals for the high-side and low-side switches which would be
switching node and the ground signals. With this setup in place, there needed a lot
of tuning in order to get the waveform as expected.
Lf = 45nH,LMR = 500nH,CMR = 5nF (7.3)
The results are shown in the figure below 7.16. But this is not valid as there was
a major artifact involved in the tuning of this gate driver which was missing in the
simulation, the leakage inductance of the 1:1 transformer. The transformer in place.
DA2319ALC in the setup has a leakage inductance of 1.5 µH, which when in series
with the Cmr and Ciss acts as a perfect filter and resonate very close to the second
harmonic frequency of the gate driver and thus filters out the high-side voltage.
This could be rectified by few measures: (1) Re-design the 1:1 transformer
with much lesser leakage inductance, ideally less than 10 nH (2) Short the high
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Figure 7.16: Phi-2 resonant converter results
and low side gate drive signals, since the Si switches are completely turned on at
10V, instead running both these at 12V would allow the high side gate signal to
have a Vgs of 10V since the output voltage is 1.8V in this specific application. (3)
Better solution would be to re-design the high-side and low-side gate drivers to have
independent phi-2 gate drivers so that the tuning wouldn’t impact each other.
The first method was applied and the 1:1 transformer was re-designed with
the available cores. The figure below 7.17 shows the pic of the designed transformer,
with 50 nH leakage inductance and 30 µH magnetizing inductance with 80-toroid
Ferrite cores. But the simulations were not good enough high-side voltages, even
with having a dc-blocking capacitor and a diode between the gate and source in-order
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to restore the dc voltage of the gate signals after passing through the transformer,
the voltages as seen from the figure below 7.18 the high-side waveforms are still very
distorted.
Figure 7.17: 1:1 xfmr with lower leakage
Thus, the second method is applied where the primary and secondary are
shorted and then 12V of Vgs is driven so that the high-side could still get 10V for it
to turn on at 1.8V output voltage. This is then tested with the complete one branch
of the DAB converter working. The figure below 7.19 shows the results.
From the below figure 7.19 we can see that there is overlap between the gate
voltages which is dangerous as there needs to be a deadtime and thus avoid shoot-
through of the secondary switches. Thus, the pwm signals need to have negative
dead-time inorder for the gate signals to actually have some positive deadtimes.
The results are shown in the figure below 7.20. But there needs to be further tuning
of the micro-controller to allow ZVS switching of the GaN switches and thus avoid
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Figure 7.19: Phi-2 gate driver results output without deadtime
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This Thesis work was focused on explaining detailed design guidelines of
high conversion ratio single-conversion stage Dual Active Bridge converter. The
results from the simulations show that DAB converter outperforms the conventional
converters in number of different factors such as bi-directional conduction, lower
losses due to easy ZVS soft switching in all the switches and higher conversion ratio
due to the transformer turns ratio and many more which are mentioned in detail in
the chapters in this work.
The following topics have been discussed in this Thesis work. The main
characteristics for Chapter 2 Design procedure of DAB converter and the parame-
ter selection through data driven analysis, Chapter 3 the light load efficiency im-
provement technique without impacting the full-load efficiency, and Chapter 4 the
single-switch ZVS gate driver based on the class φ-2 resonant gate driver are:
• The steady state waveforms are explained and analyzed in detail
• The expressions for the parameter design and solution derivation have been
explained
• The gate drivers are simulated and tested on LTSpice and the tuning process
with design principles is presented.
From the simulation results we can understand the design of a Dual-Active
bridge converter and also a resonant gate driver analysis and design. Unfortunately,
due to delay in arrival of the pcb board and the GaN switches being unavailable or
out of stock has delayed the experimental results and thus not able to have many
experimental results. But my observations from the experimental results were: (1)
It is definitely encouraged to design the low-side and the high-side to have separate
φ-2 gate drivers as the isolation transformer will add in a lot of unwanted behaviour
through the leakage inductance of the transformer and thus undauntedly creating
another φ-2 with the high-side gate voltage output signal.
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8.1 Future Work
To re-design the φ-2 gate driver with the low-side and high-side gate driver
separately tuned and then tally the losses individually. This could also include hav-
ing a single φ-2 but to have very minimal leakage inductance or to have a wide-band
inductance canceller network inorder to cancel the impact of leakage inductance of
the transformer atleast to the order of 5th harmonics. To experimentally prove the
























11.1 Dual Active Bridge Converter Schematic
Figure 11.1: Power Stage KiCAD Schematic
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11.2 Gate Driver Schematic
Figure 11.2: Gate Driver Stage KiCAD Schematic
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11.3 Peripherals Schematic




12.1 Dual Active Bridge converter Layout
Figure 12.1: Layout First layer
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Figure 12.2: Layout second layer
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Figure 12.3: Layout Third layer
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Figure 12.4: Layout Fourth layer
100
Figure 12.5: Layout Top mask and silk layer
101
Figure 12.6: Layout bottom mask and silk layer
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